{"text_format":"2","workbook":"xls","n_sheets":2,"sheets":["Pinout du FPGA","Décompte des IO"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"Pinout du FPGA","index":0,"n_rows":148,"n_cols":10,"rows_kept":148,"cut":false,"hidden":false,"merged":[[69,9,88,9],[90,8,108,8],[90,9,108,9],[51,9,52,9],[55,8,58,8],[55,9,58,9],[63,8,68,8],[63,9,68,9],[74,1,103,1],[104,1,147,1],[51,8,52,8],[57,4,58,4],[144,4,147,4],[140,8,147,8],[136,4,139,4],[109,8,124,8],[90,4,91,4],[69,8,88,8],[2,1,32,1],[33,1,73,1],[140,4,143,4],[100,4,103,4],[33,4,36,4],[43,4,44,4],[51,4,52,4],[55,4,56,4],[63,4,64,4],[104,4,107,4],[2,9,32,9],[80,4,83,4],[76,4,79,4],[69,4,72,4],[43,8,48,8],[43,9,48,9],[45,4,48,4],[33,8,36,8],[33,9,36,9],[65,4,68,4],[140,9,147,9],[96,4,99,4],[92,4,95,4],[84,4,87,4],[109,4,111,4],[112,4,115,4],[116,4,119,4],[120,4,123,4],[128,4,131,4],[132,4,135,4],[109,9,124,9],[2,4,5,4],[6,4,9,4],[10,4,13,4],[14,4,17,4],[18,4,21,4],[22,4,25,4],[26,4,29,4],[30,4,32,4],[2,8,32,8]],"flags":["formulas_cached_only"]}
[]
["Pin FPGA","Quart","Signal","Patte rés (1)","Nom rés","Patte rés (2)","Pin connect","Pin périf","Nom périf","Fonction"]
[7,"OUEST","D08",8,"RR12",1,"OUEST 35",29,"RAM OUEST","RAM statique 128K X 16bits"]
[8,null,"A6",7,null,2,"OUEST 34",19]
[9,null,"D09",6,null,3,"OUEST 33",30]
[10,null,"A5",5,null,4,"OUEST 32",18]
[11,null,"D10",8,"RR13",1,"OUEST 31",31]
[12,null,"nWE",7,null,2,"OUEST 30",17]
[13,null,"D11",6,null,3,"OUEST 29",32]
[14,null,"D07",5,null,4,"OUEST 28",16]
[15,null,"D12",8,"RR14",1,"OUEST 27",35]
[16,null,"D06",7,null,2,"OUEST 26",15]
[17,null,"D13",6,null,3,"OUEST 25",36]
[18,null,"D05",5,null,4,"OUEST 24",14]
[19,null,"D14",8,"RR15",1,"OUEST 23",37]
[24,null,"D04",7,null,2,"OUEST 20",13]
[25,null,"D15",6,null,3,"OUEST 19",38]
[26,null,"nCS",5,null,4,"OUEST 18",6]
[27,null,"nLB",8,"RR16",1,"OUEST 17",39]
[28,null,"D03",7,null,2,"OUEST 16",10]
[29,null,"nUB",6,null,3,"OUEST 15",40]
[30,null,"D02",5,null,4,"OUEST 14",9]
[31,null,"nOE",8,"RR17",1,"OUEST 13",41]
[36,null,"D01",7,null,2,"OUEST 12",8]
[37,null,"A15",6,null,3,"OUEST 11",42]
[38,null,"D00",5,null,4,"OUEST 10",7]
[39,null,"A16",8,"RR18",1,"OUEST 9",43]
[40,null,"A2",7,null,2,"OUEST 8",3]
[41,null,"A17",6,null,3,"OUEST 7",44]
[44,null,"A4",5,null,4,"OUEST 6",5]
[45,null,"A1",8,"RR19",1,"OUEST 5",2]
[46,null,"A3",7,null,2,"OUEST 4",4]
[47,null,"A0",6,null,3,"OUEST 3",1]
[53,"SUD","PCLK",8,"RR22",1,"SUD48",5,"HE10-40","TFT RGB(6,6,6) 32MHz avec timing controller"]
[54,null,"VSYNC",7,null,2,"SUD47",6]
[55,null,"HSYNC",6,null,3,"SUD46",7]
[56,null,"HENABLE",5,null,4,"SUD45",8]
[57,null,"RESET",8,"RR23",1,"SUD44","NA","Poussoir","Reset FPGA"]
[58,null,"RC5",7,"RR23",2,"SUD43",null,"Module RC5","télécommande"]
[60,null,"RESERVED",6,"RR23",3,"SUD42"]
[61,null,"RESERVED",5,"RR23",4,"SUD41"]
[62,null,"RESERVED",8,"RR24",1,"SUD40"]
[63,null,"RESERVED",7,"RR24",2,"SUD39"]
[64,null,"R0",6,"RR24",3,"SUD38",13,"HE10-40","TFT RGB(6,6,6) 32MHz avec timing controller"]
[65,null,"R1",5,null,4,"SUD37",14]
[67,null,"R3",8,"RR25",1,"SUD36",16]
[68,null,"R2",7,null,2,"SUD35",15]
[69,null,"R5",6,null,3,"SUD34",18]
[70,null,"R4",5,null,4,"SUD33",17]
[71,null,"RESERVED",8,"RR26",1,"SUD30"]
[73,null,"RESERVED",7,"RR26",2,"SUD29"]
[74,null,"G0",6,"RR26",3,"SUD28",23,"HE10-40","TFT RGB(6,6,6) 32MHz avec timing controller"]
[75,null,"G1",5,null,4,"SUD27",24]
[78,null,"RESERVED",8,"RR27",1,"SUD26"]
[80,null,"RESERVED",7,"RR27",2,"SUD25"]
[83,null,"G2",6,"RR27",3,"SUD24",25,"HE10-40","TFT RGB(6,6,6) 32MHz avec timing controller"]
[85,null,"G3",5,null,4,"SUD23",26]
[86,null,"G4",8,"RR28",1,"SUD22",27]
[87,null,"G5",7,null,2,"SUD21",28]
[88,null,"RESERVED",6,"RR28",3,"SUD20"]
[89,null,"RESERVED",5,"RR28",4,"SUD19"]
[90,null,"RESERVED",8,"RR29",1,"SUD18"]
[92,null,"RESERVED",7,"RR29",2,"SUD17"]
[93,null,"B0",6,"RR29",3,"SUD16",33,"HE10-40","TFT RGB(6,6,6) 32MHz avec timing controller"]
[94,null,"B1",5,null,4,"SUD15",34]
[95,null,"B2",8,"RR30",1,"SUD12",35]
[96,null,"B3",7,null,2,"SUD11",36]
[97,null,"B4",6,null,3,"SUD10",37]
[99,null,"B5",5,null,4,"SUD9",38]
[100,null,"A0",8,"RR31",1,"SUD8",1,"RAM EST","RAM statique 128K X 16bits"]
[101,null,"A1",7,null,2,"SUD7",2]
[102,null,"A2",6,null,3,"SUD6",3]
[103,null,"A16",5,null,4,"SUD5",43]
[104,null,"A17",1,"R814",2,"SUD4",44]
[111,"EST","A15",1,"R821",2,"EST38",42]
[112,null,"A3",1,"R820",2,"EST37",4]
[113,null,"nOE",4,"RR38",5,"EST36",41]
[114,null,"A4",3,null,6,"EST35",5]
[115,null,"nUB",2,null,7,"EST34",40]
[116,null,"nCS",1,null,8,"EST33",6]
[119,null,"nLB",4,"RR37",5,"EST32",39]
[120,null,"D00",3,null,6,"EST31",7]
[121,null,"D15",2,null,7,"EST30",38]
[122,null,"D01",1,null,8,"EST29",8]
[125,null,"D14",4,"RR36",5,"EST28",37]
[126,null,"D02",3,null,6,"EST27",9]
[127,null,"D13",2,null,7,"EST26",36]
[128,null,"D03",1,null,8,"EST25",10]
[131,null,"D12",4,"RR35",5,"EST24",35]
[132,null,"RESERVED",3,null,6,"EST23"]
[133,null,"D11",2,"RR5",7,"EST20",32,"RAM EST","RAM statique 128K X 16bits"]
[134,null,"D04",1,null,8,"EST19",13]
[135,null,"D10",4,"RR34",5,"EST18",31]
[136,null,"D05",3,null,6,"EST17",14]
[139,null,"D09",2,null,7,"EST16",30]
[140,null,"D06",1,null,8,"EST15",15]
[141,null,"D08",4,"RR33",5,"EST14",29]
[142,null,"D07",3,null,6,"EST13",16]
[143,null,"A14",2,null,7,"EST12",27]
[144,null,"nWE",1,null,8,"EST11",17]
[147,null,"A13",4,"RR32",5,"EST10",26]
[148,null,"A5",3,null,6,"EST9",18]
[149,null,"A12",2,null,7,"EST8",25]
[150,null,"A6",1,null,8,"EST7",19]
[157,"NORD","A11",4,"RR11",5,"EST6",24]
[158,null,"A7",3,null,6,"EST5",20]
[159,null,"A9",2,null,7,"NORD7",22]
[160,null,"A10",1,null,8,"NORD8",23]
[161,null,"A8",4,"RR10",5,"NORD9",21]
[162,null,"USB_RST",3,"RR10",6,"NORD10",3,"USB","FTDI\nFT245M\n8bits"]
[163,null,"USB_RSO",2,null,7,"NORD11",4]
[164,null,"USB_SLP",1,null,8,"NORD12",8]
[166,null,"USB_SND/WUP",4,"RR9",5,"NORD13",9]
[167,null,"USB_nRXF",3,null,6,"NORD14",13]
[168,null,"USB_nTXE",2,null,7,"NORD15",14]
[169,null,"USB_nWR",1,null,8,"NORD16",15]
[170,null,"USB_nRD",4,"RR8",5,"NORD17",16]
[172,null,"USB_D7",3,null,6,"NORD18",17]
[173,null,"USB_D6",2,null,7,"NORD19",18]
[174,null,"USB_D5",1,null,8,"NORD20",19]
[175,null,"USB_D4",4,"RR7",5,"NORD21",20]
[176,null,"USB_D3",3,null,6,"NORD22",21]
[177,null,"USB_D2",2,null,7,"NORD25",22]
[179,null,"USB_D1",1,null,8,"NORD26",23]
[180,null,"USB_D0",1,"R819",2,"NORD27",24]
[182,null,"RESERVED",1,"R818",2,"NORD28"]
[183,null,"Dedicated clk",1,"R187",2,"NORD32"]
[184,null,"RESERVED",1,"R816",2,"NORD35"]
[186,null,"RESERVED",4,"RR5",5,"NORD36"]
[187,null,"RESERVED",3,null,6,"NORD37"]
[189,null,"RESERVED",2,null,7,"NORD38"]
[190,null,"RESERVED",1,null,8,"NORD39"]
[191,null,"RESERVED",4,"RR4",5,"NORD40"]
[192,null,"RESERVED",3,null,6,"NORD43"]
[193,null,"RESERVED",2,null,7,"NORD44"]
[195,null,"RESERVED",1,null,8,"NORD45"]
[196,null,"RESERVED",4,"RR3",5,"NORD46"]
[197,null,"RESERVED",3,null,6,"NORD47"]
[198,null,"RESERVED",2,null,7,"NORD48"]
[199,null,"RESERVED",1,null,8,"NORD49"]
[200,null,"A10",4,"RR2",5,"NORD50",23,"RAM OUEST","RAM statique 128K X 16bits"]
[202,null,"A11",3,null,6,"NORD51",24]
[203,null,"A12",2,null,7,"NORD52",25]
[204,null,"A9",1,null,8,"NORD53",22]
[205,null,"A13",4,"RR1",5,"NORD54",26]
[206,null,"A8",3,null,6,"OUEST38",21]
[207,null,"A14",2,null,7,"OUEST37",27]
[208,null,"A7",1,null,8,"OUEST36",20]

{"sheet":"Décompte des IO","index":1,"n_rows":0,"n_cols":0,"rows_kept":0,"cut":false,"hidden":false,"merged":[],"flags":["formulas_cached_only"]}