<?xml version="1.0" encoding="utf-8"?>
<!-- generator="FeedCreator 1.7.1" -->
<?xml-stylesheet href="http://www.stellae.fr/wiki/lib/styles/feed.css" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="http://www.stellae.fr/wiki/feed.php">
        <title>stellae:wiki fpga</title>
        <description></description>
        <link>http://www.stellae.fr/wiki/</link>
        <image rdf:resource="http://www.stellae.fr/wiki/lib/images/favicon.ico" />
       <dc:date>2007-10-11T19:37:28+01:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="http://www.stellae.fr/wiki/fpga:acex_devel_en?rev=1170835003"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="http://www.stellae.fr/wiki/lib/images/favicon.ico">
        <title>stellae:wiki</title>
        <link>http://www.stellae.fr/wiki/</link>
        <url>http://www.stellae.fr/wiki/lib/images/favicon.ico</url>
    </image>
    <item rdf:about="http://www.stellae.fr/wiki/fpga:acex_devel_en?rev=1170835003">
        <dc:format>text/html</dc:format>
        <dc:date>2007-02-07T08:56:43+01:00</dc:date>
        <title>fpga:acex_devel_en</title>
        <link>http://www.stellae.fr/wiki/fpga:acex_devel_en?rev=1170835003</link>
        <description> This small board has been design to easily use ACEX 1K FPGAs from Altera in any project requiring a medium amount of logic. Only supplies and one clock are provided on board, leaving all user I/Os available on connectors. Power supply, JTAG &amp;amp; Pa...</description>
    </item>
</rdf:RDF>
